Device and Method for Performing Operations
at a Variable Speed

<u>Cross-Reference to Related Application</u>:

This application is a continuation of copending International Application No. PCT/EP02/01509, filed February 13, 2002, which designated the United States and was not published in English.

Field of the Invention

The present invention relates to devices and methods for performing operations at a variable speed and in particular to devices and methods for performing cryptographic operations at a variable speed.

Background of the Invention and Prior Art

In many applications cryptographic calculations are performed on secrets which are particularly in need of protection, e.g. keys or proprietary algorithms. Some examples are payments by "electronic cash", the transmission of data over the internet, and mobile telephony. To avoid economic damage due to the misuse of secret data by unauthorized third parties and to protect consumer privacy, data of all kinds are encrypted at the sender's end using a variety of cryptographic methods and are decrypted at the point where the data are received. Third parties need the key, normally known only to the sender and the receiver, in order to be able to decrypt the data and exploit the information contained therein. Many methods and algorithms exist for obtaining these keys, and these are under constant development by the community concerned. To safeguard against such "attacks" the encryption methods are also being developed

continuously, particularly in the direction of ensuring that
the theoretically feasible obtaining of the key requires such
a large number of cryptographic calculations that, with the
available computer power, this is possible only over very long
periods of time. A disadvantage is that the cryptographic cal-
culations for encryption and legal decryption require an ever
greater computing effort.

As an alternative, one possibility is to restrict the number
of "attempts", e.g. when entering the PIN of an EC card or
mobile telephone. However, this only makes sense in cases such
as these in which only the legal owner can insert the PIN
prior to loss, so that exclusion as a result of PIN entry at-
tempts by a third party does not inflict any damage on the le-
gal owner.

Summary of the Invention

It is the object of the present invention to provide a device
and a method for safeguarding cryptographic calculations in a
processor against decryption.

In accordance with a first aspect of the invention, this ob-
ject is achieved by a processor comprising: a computation unit
for executing an operation at a speed; and a state unit, which
has a state, wherein the speed of the computation unit is con-
trollable according to the state of the state unit, wherein
the state unit is designed to cause an increase of a variable
by which the state of the state unit can be represented each
time an operation is executed by the computation unit, and to
decrease the speed of the computation unit in response to the
increase of the variable due to executing of the operation.

In accordance with a second aspect of the invention, this object is achieved by a method for executing an operation in a processor at a variable speed, comprising the following steps: increasing a variable which represents a state of a state unit by a specified value each time the operation is executed by a computation unit of the processor; and decreasing the speed of the computation unit in response to the increase of the variable due to the execution of the operation.

The present invention is based on the finding that in practice in the vast majority of applications of cryptographic calculations these calculations are called only at well spaced intervals of time. For example, in payment transactions the authentication or the signature of the transaction is called only once per action. There is a relatively long interval between two payments, even in applications such as the booking of telephone units. To prevent attacks, which need a plurality of cryptographic calculations or secret operations, or to prevent them being performed quickly, the speed with which these calculations or operations are processed is controlled. The greater the number of calculations or operations to be performed, the slower they are effected.

For example, each cryptographic calculation charges an energy store which determines the speed of processing. The relationship here can be inversely proportional, preferably even inversely exponential. The present invention thus provides protection against attacks such as power analysis (including DPA), which require a large number of calculations, or brute force, where the key is ascertained through systematic testing of all the possibilities until success is achieved. The cited attacks require considerably more time with the present invention and in the ideal case may even become impossible to achieve because of the increased time needed.

The present invention provides a processor with a computation unit for performing an operation at a certain speed and a state unit which exhibits a state which changes in response to the performance of an operation by the computation unit, it being possible to control the speed of the computation unit depending on the state of the state unit. In cryptographic applications the processor according to the present invention provides effective protection against attacks, which require a plurality of cryptographic calculations or operations, by extending the time needed for their performance considerably, even to the extent that they become impossible to achieve, but performs legal operations, which occur relatively seldom, with practically no loss of speed by performing them in smaller numbers at normal speed or nearly so. A high degree of customer convenience is thus retained.

Another implementation of the processor according to the present invention makes it possible to adapt the computing power of the processor to meet demand, the speed of processing operations being increased when operations are executed and, conversely, reduced when no operations are being executed, which makes it possible e.g. to save energy.

The state unit of the processor according to the present invention can have a continuous or analog or stepless state. The state of the state unit can change in response to the execution of an operation in such a way that the speed of the computation unit decreases. The state of the state unit can also be a function of time. Preferably the state of the state unit can, when no operation is being executed, be changed in a direction which is opposite to the direction of change in response to the execution of an operation. The state of the state unit can be represented by a variable which is increased by a fixed value each time an operation is executed. The speed

of the computation unit can be inversely proportional or inversely exponential to this variable.

According to a preferred embodiment the state unit of the processor according to the present invention is a capacitor and the state is a charge state of the capacitor.

According to another preferred embodiment of the processor according to the present invention the state unit is a unit with a thermal capacitance and the state is a temperature of the unit. The use of an analog state unit further reduces the possibility of manipulation by unauthorized third parties. The state unit can, particularly in its embodiment as a capacitor or a unit with thermal capacitance, be implemented together with the processor as one unit, thus making manipulation even more difficult.

Brief Description of the Drawings

Preferred embodiments of the present invention are explained in more detail below making reference to the enclosed drawings, in which

Fig. 1   shows a schematic representation of a processor according to the present invention;

Fig. 2   shows a schematic representation of a processor according to a first embodiment of the present invention;

Fig. 3   shows a schematic representation of a processor according to a second embodiment of the present invention; and

Fig. 4   shows a schematic representation of a processor ac-
          cording to a third embodiment of the present inven-
          tion.

Detailed Description of Preferred Embodiments

Fig. 1 shows a schematic representation of a processor 10 with
a computation unit 12 and a state unit 14. In response to an
input 16 the computation unit 12 performs an operation and
generates an output 18. The computation unit 12 is actively
connected to the state unit 14 via a connecting unit 20, so
that a state of the state unit 14 is changed in response to
the execution of an operation in the computation unit 12. The
computation unit 12 is also actively connected to the state
unit 14 via a connecting unit 22 in such a manner that a speed
of execution of an operation in the computation unit 12 de-
pends on the state of the state unit 14.

The processor can be a processor of any kind which, in addi-
tion to the properties and features described herein, may have
an arbitrary structure which is known in this field of tech-
nology and arbitrary performance characteristics. It may e.g.
be a crypto-coprocessor, a processor such as is used in "elec-
tronic cash" payment methods or in mobile telephony, etc. The
present invention is also particularly directed towards pro-
viding improved protection against successful manipulation in
the case of a processor which is mechanically accessible to
unauthorized third parties, i.e. which may be exposed to me-
chanical and/or electrical manipulation.

The state unit 14 can be an arbitrary state unit with an al-
terable state. The state unit 14 is preferably an analog state

unit with an arbitrary analog or continuous or stepless state. In particular the state unit 14 may be an energy store, the state being represented by the stored amount of energy. Starting from an initial state, a certain amount of energy is stored in the state unit by means of a suitable device whenever the computation unit 12 performs a calculation or executes an operation. This means that, after the connected circuit has been utilized a number of times, or a number of calculations have been executed in the computation unit actively connected to the state unit 14, the amount of energy in the store has increased. As a result of physical effects this energy cannot normally be stored indefinitely, so that the store undergoes a slow, continuous return to the rest state. The determining factor here is the coupling between the operating speed of the computation unit 12, which is actively connected to the state unit 14, and the energy store. The greater the energy that has been accumulated, the lower the speed of the computation unit 12 is set and the slower the calculation is effected. Exponential functions are especially optimal in this context since they enable a few calculations to be performed relatively quickly, after which processing is greatly retarded and would theoretically take for ever. The use of an independent energy store prevents the effect from being disabled, e.g. by an unauthorized aggressor, through external manipulation, such as the disconnection of a supply voltage.

Examples of an analog state unit 14 are a capacitor and a unit with a thermal capacitance, which will be described in more detail in the embodiments below. Examples of the effect that execution of an operation in the computation unit 12 has on the state of the state unit 14 and of how the speed of the computation unit 12 is controlled by the state of the state unit 14 are also described in more detail in the embodiments below.

The computation unit 12 and the state unit 14 can be com-
pletely separate components but they are preferably located
together within a processor housing or are even designed as a
single unit. A single-unit design reduces the manufacturing
effort and costs and also the size of the processor according
to the present invention as well as improving its properties,
particularly its ability to withstand external influences.
Above all else a single-unit design of the computation unit 12
and the state unit 14 makes manipulation by unauthorized third
parties more difficult.

Fig. 2 shows a schematic representation of a first embodiment
of the present invention. This embodiment follows the approach
of storing electrical energy in a capacitor. The state unit
comprises a capacitor, or a unit 30 with an electrical capaci-
tance, and a clock generator 32 which are actively connected
to each other and to the computation unit 12. In an initial
state the unit 30 with an electrical capacitance carries no
charge. When an operation is performed by the computation unit
12 the electrical capacitance 30 is charged up under the con-
trol of a switching event of a FET. By using this capacitor as
the frequency control element of an oscillator or PLL divider
which serves as the clock for the circuit element, i.e. the
crypto-processor or crypto-coprocessor, the coupling with the
operating speed can be achieved simply.

The arrow 34 represents the charging of the electrical capaci-
tance 30 initiated by execution of an operation in the compu-
tation unit 12. Each time an operation is executed by the com-
putation unit 12, the charge on the electrical capacitance 30
is increased by a specified amount. The charge contained in
the electrical capacitance 30 is thus a direct measure of the
number of operations executed by the computation unit 12. De-
pending on the size of this charge, a frequency of a clock
generation by the clock generator 32 for the computation unit

12 is so controlled (arrow 36) that the greater the charge of
the electrical capacitance 30 is, the lower is the frequency
of the clock generation. Since the clock generated by the
clock generator 32, or its frequency, directly influences the
speed of execution of an operation by the computation unit 12
(arrow 38), this means that the speed of execution of an op-
eration by the computation unit 12 gets slower and slower as
the number of operations performed by the computation unit 12
increases.

Discharge of the electrical capacitance 30 due to leakage cur-
rents or a resistance connected in parallel returns the state
unit to the initial state after a defined time. A reduction in
the speed of the computation unit 12 due to execution of one
or more operations by the computation unit 12 is thus opera-
tive only during a time which is effectively determined by the
number of executed operations, the size of the electrical ca-
pacitance 30 and the size of a leakage current, i.e. a resis-
tance, e.g. parasitic, connected in parallel to the capaci-
tance. After execution of operations by the computation unit
12 and the reduction in the speed caused thereby, the speed of
the computation unit 12 thus increases gradually back to its
initial value.

When a number of operations is executed again, the speed de-
creases again so as to retard execution of a larger number of
operations in an effective manner.

A preferred application of the present embodiment is the exe-
cution of cryptographic calculations for encrypting or de-
crypting secret data to protect them from being accessed by
unauthorized third parties. In practice in the majority of
cryptographic applications the cryptographic operations are
called only at widely spaced intervals. For instance, in pay-
ment functions the authentication or signature of the transac-

tion is called only once per action. There is a relatively
long interval between two payments, even in applications such
as the booking of telephone units. According to the first em-
bodiment, these single, time separated executions of opera-
tions in the processor take place at high speed, i.e. they
don't take long and provide user satisfaction. In contrast, in
the event of an attack, which requires a plurality of crypto-
graphic operations, the speed of execution by the computation
unit 12 is slowed down, so that these operations can no longer
be performed in a short space of time and, in the ideal case,
even become impossible to perform. The present invention thus
combines a high performance for legal applications with good
protection against manipulation and attacks.

In an alternative embodiment energy is stored in the form of
thermal energy. Fig. 3 shows a schematic representation of a
processor according to this second embodiment of the present
invention. The state unit comprises a thermal capacitance 50
with a temperature sensor, and a clock generator 32, which are
actively connected to one another and to the computation unit
12. The second embodiment thus differs from the first embodi-
ment in that the electrical capacitance 30 is replaced by a
thermal capacitance 50. In response to execution of an opera-
tion in the computation unit 12, energy is supplied to the
thermal capacitance 50 (arrow 54), thus raising its tempera-
ture. This can be achieved by using an electrical filament
resistor, preferably however through the waste heat of the
computation unit 12 conveyed over a heat conducting connec-
tion. The thermal capacitance 50 includes a temperature sen-
sor, whose output signal is forwarded to the clock generator
32 (arrow 56). In the clock generator 32 the signal of the
temperature sensor controls the frequency of the generated
clock rate for the computation unit 12. The clock rate gener-
ated in the clock generator 32 controls the computation unit
12 (arrow 58).

In response to the execution of an operation by the computa-
tion unit 12, the thermal capacitance 50 is heated and its
temperature goes up. The increase in the temperature of the
thermal capacitance 50 results in a change in the output sig-
nal of the temperature sensor. The clock generator 32 is so
designed that this change in the output signal of the tempera-
ture sensor causes a diminution in the frequency of the clock
rate which it generates for the computation unit 12. Execution
of an operation by the computation unit 12 thus results in a
decrease in the speed of the computation unit 12. Due to heat
transfer from the thermal capacitance 50 to its surroundings
the temperature of the thermal capacitance 50 gradually de-
clines following execution of an operation by the computation
unit 12. This causes a further change in the output signal of
the temperature sensor. This change results in an increase in
the frequency of the clock rate for the computation unit 12 in
the clock generator 32. The frequency of the clock rate di-
rectly and immediately determines the speed of the computation
unit 12. Accordingly, after execution of an operation and the
reduction in speed this entails, the speed of the computation
unit 12 gradually increases again.

The thermal capacitance 50 can be identical to the computa-
tion unit 12. At each execution of an operation the computation
unit 12 is warmed up, e.g. through dissipated heat or by means
of an electrical filament resistor. A temperature sensor can
e.g. be realized very simply and cheaply on silicon. It meas-
ures the temperature of the computation unit and generates an
output signal representing this temperature and which, as has
been described, serves to control the clock generator. The
higher the temperature of the temperature sensor is, the
slower the clock rate becomes. If the clock generator 32 is
also fashioned in one piece with the computation unit 12, the
processor with all the features according to the present in-

vention is a single unit and manipulation is made much more difficult. In addition, the use of an active silicon surface as heat store provides automatic protection against the reduction of the thermal capacitance through removal of material by an aggressor.

Fig. 4 shows a schematic representation of a third embodiment of the present invention. The third embodiment differs from the second embodiment in that, in addition to a computation unit 12, a thermal capacitance 50 with a first temperature sensor and a clock generator 32, it also has a second temperature sensor 70 and a comparator 72. The output signals of the first temperature sensor and of the second temperature sensor 70 are routed to the comparator 72 (arrows 74, 76). In response to the output signals of the two temperature sensors the comparator 72 generates a difference signal, which represents the difference in the output signals and which is routed to the clock generator 32 (arrow 78). In the clock generator 32 a clock rate is generated for the computation unit 12 in response to the difference signal.

The second temperature sensor 70 serves to determine a reference temperature. The second temperature sensor 70 can e.g. be located on the thermal capacitance 50 at a different place than the first temperature sensor. The difference signal generated by the comparator 72 from the temperature signals of the two temperature sensors then represents an average temperature gradient between the two locations of the two temperature sensors. Preferably the thermal capacitance 50 is identical to the computation unit 12 and the first temperature sensor and the second temperature sensor 70 are located at two places in the computation unit 12 which warm up to different extents or at different rates on execution of an operation by the computation unit 12, e.g. because they are at different distances from a place where dissipated heat originates.

On execution of an operation by the computation unit 12 a tem-
perature difference arises between the temperatures at the lo-
cations of the two temperature sensors due to the heat which
is dissipated thereby and which is slowly conducted to the
surface of the computation unit 12, where it is dissipated to
the surroundings. This results in a difference between the
output signals of the two temperature sensors. The comparator
72 generates a non-zero difference signal. This difference
signal results in a diminution of the frequency of the clock
rate which the clock generator 32 generates for the computa-
tion unit 12. The diminution in the frequency of the clock
rate for the computation unit 12 directly and immediately
causes a reduction in the speed of the computation unit. After
execution of an operation by the computation unit 12 the ther-
mal capacitance 50 gradually returns to a state of thermal
equilibrium. In consequence the difference in the temperatures
of the temperature sensors and the difference in the output
signals of the temperature sensors disappear. The difference
signal generated by the comparator 72, which controls the fre-
quency of the clock rate in the clock generator 32, then re-
turns to zero. The clock generator 32 is so designed that a
reduced difference signal results in a higher frequency. Con-
sequently, after execution of an operation by the computation
unit 12 and the resulting reduction in the speed, the speed of
the computation unit 12 gradually rises again.

The use of two temperature sensors substantially prevents an
attack through cooling of the processor or the computation
unit 12 since a localized cooling effect is physically ex-
tremely difficult.

The comparator used in the last embodiment can be replaced by
a bridge circuit.

The division of the functional units of the processor accord-
ing to the present invention shown in the embodiments is not
essential, but can be varied. For example, the clock generator
can constitute a single entity together with the computation
unit or it can be implemented as a separate component. In ad-
dition, as has been mentioned above, the state unit, the en-
ergy store, the electrical capacitance or the thermal capaci-
tance, can be realized as a component which is quite separate
from the computation unit, or which forms a single unit with
the computation unit, or which is even more intimately inte-
grated with it. In many cases all the elements of the proces-
sor according to the present invention, i.e. the computation
unit and all the components which count here as belonging to
the state unit, will be implemented as far as possible as a
single unit. This reduces the manufacturing effort and im-
proves the protection against manipulation in cryptographic
applications. Nevertheless, a multiunit design is also possi-
ble, and makes sense for some applications.

In the embodiments described above the frequency of the clock
rate of the computation unit is changed in order to control
the speed of the computation unit. Other possibilities of al-
tering the speed of the computation unit also exist. For exam-
ple, the number of bits processed in each individual operation
might be changed, so that e.g. only 8 instead of 16 bits are
processed simultaneously in each clock interval. Another pos-
sibility is to introduce "wait clock intervals" so as to re-
tard the speed.

The analog alteration in the clock rate described in the em-
bodiments is preferred since it is the most easily realized
and offers a high degree of security against manipulations.

In the embodiments above the concrete mathematical form of the
relation between the state of the state unit and the speed of

the computation unit has not been examined in detail. This re-
lation may involve a simple step function with one or more
steps or thresholds, i.e. the speed of the computation unit is
changed in steps when a particular state is exceeded or is not
reached. For instance, in the first embodiment the clock gen-
erator 32 would set the speed of the computation unit 12 to a
first high speed if the amount of charge stored in the elec-
trical capacitance 30 lies under a specified threshold and to
a second lower speed if the amount of charge stored in the
electrical capacitance 30 exceeds the specified threshold. The
result is that after a certain number of operations has been
performed the speed of the computation unit 12 is decreased
from an initially high speed to a specified lower speed, and
that the speed of the computation unit is increased in a step
to the original higher speed after a time which depends on the
size of the electrical capacitance 30, the number of executed
operations or the amount of charge stored in the electrical
capacitance 30 and the size of the parallel resistances or the
size of the leakage currents.

The state unit is preferably so designed that the relation be-
tween the number of operations executed by the computation
unit and the computation unit speed controlled by the state
unit is a constant one.

The state unit is also preferably so designed that the rela-
tion between the number of operations executed by the computa-
tion unit and the computation unit speed controlled by the
state unit is an inversely proportional one or better still an
inversely exponential one. This means e.g. that in the first
embodiment the clock generator 32 is so constructed that the
frequency of the clock rate it generates for the computation
unit 12 is inversely proportional or inversely exponential to
the amount of charge stored in the electrical capacitance 30
and that the charge on the electrical capacitance 30 is in-

creased by a specified constant value whenever the computation
unit performs an operation. The computation unit 12 then be-
comes progressively slower when executing operations. As soon
as no more operations are being executed the speed of the com-
putation unit 12 gradually rises to its original speed as the
electrical capacitance discharges.

The processor according to the present invention provides an
effective mechanism for preventing attacks, which require a
plurality of cryptographic calculations or secret operations,
from being performed in a short time. By means of programmable
parameters, e.g. multiplicative factors for the relationship
between energy in the store and calculation speed or amount of
energy supplied, an optimal security function can be activated
when developing an application: applications with long time
intervals between the calculations can choose a large factor,
applications with calculations which follow one another in
quick succession can choose a specially adjusted value, so
that legal use is scarcely affected but quick use for an at-
tack is impossible.

In the embodiments frequent reference has been made to an ap-
plication of the processor according to the present invention
in connection with cryptographic calculations or operations.
However, the present invention can also be employed in other
applications. Such an example might be a processor which is
normally subject to only a light load which from time to time
has to execute a large number of operations in a short time.
For this application the state unit 14 would be so designed
that the speed – controlled by the state unit 14 – of the com-
putation unit 12 increases with the number of operations per-
formed by the computation unit 12. For example, a clock gen-
erator corresponding to that of the first embodiment will be
so designed that the frequency of the clock rate which it gen-
erates for the computation unit increases when the charge

stored in an electrical capacitance, corresponding to the
electrical capacitance 30, which is increased every time the
computation unit 12 performs an operation, increases. From
this it follows that the computation unit performs one or a
few operations at a first low specified speed and that the
speed of the computation unit rises steadily up to a second
specified maximum speed as operations continue to be per-
formed. Such a processor can, in the cited application, pro-
duce a considerable saving in energy without an operating sys-
tem of the processor having to include energy saving func-
tions. The general economic and ecological advantages of en-
ergy saving make themselves felt and may have a substantial
impact, e.g. where the processor draws its energy from a bat-
tery or an accumulator. There are also additional advantages,
e.g. in certain circumstances a cooling unit for the processor
can have smaller dimensions if it is known for certain that
the processor has to operate at a high speed, thus requiring
more energy, only for a short time.